


MK0535VPX LDMOS TRANSISTOR

Document Number: MK0535VPX
Preliminary Datasheet V1.0

350W, 50V High Power RF LDMOS FETs



Description

The MK0535VPX is a 350-watt capable, high performance, unmatched LDMOS FET, designed for wide-band commercial and industrial applications with frequencies HF to 0.5 GHz.

It is featured for high power and high ruggedness, suitable for Industrial, Scientific and Medical application, as well as FM radio, VHF TV and Aerospace applications.

- Typical narrowband performance(on 325MHz test board with device soldered):

$V_{DD} = 50$ Volts, $I_{DQ} = 200$ mA, CW.

| Freq (MHz) | P3dB (W) | Gain (dB) | Eff (%) |
|------------|----------|-----------|---------|
| 325 | 380 | 16.2 | 67.3 |

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

Suitable Applications

- 30-88MHz (Ground communication)
- 54-88MHz (TV VHF I)
- 88-108MHz (FM)
- 160-230MHz (TV VHF III)
- 136-174MHz (Commercial ground communication)
- Laser Exciter
- Synchrotron
- MRI
- Plasma generator
- Weather Radar

Table 1. Maximum Ratings

| Rating | Symbol | Value | Unit |
|--------------------------------|-----------|-------------|------|
| Drain--Source Voltage | V_{DSS} | +135 | Vdc |
| Gate--Source Voltage | V_{GS} | -9 to +11 | Vdc |
| Operating Voltage | V_{DD} | +55 | Vdc |
| Storage Temperature Range | T_{stg} | -65 to +150 | °C |
| Case Operating Temperature | T_c | +150 | °C |
| Operating Junction Temperature | T_j | +225 | °C |

Table 2. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|--|-----------------|-------|------|
| Thermal Resistance, Junction to Case $T_c = 85^\circ\text{C}$, $T_j = 200^\circ\text{C}$, DC test | $R_{\theta JC}$ | 0.25 | °C/W |

Table 3. ESD Protection Characteristics

| Test Methodology | Class |
|-------------------------------------|---------|
| Human Body Model (per JESD22--A114) | Class 2 |

Table 4. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

DC Characteristics (per half section)

MK0535VPX LDMOS TRANSISTOR

Document Number: MK0535VPX
Preliminary Datasheet V1.0

| | | | | | |
|---|---------------|---|------|---|-----------|
| Drain-Source Voltage $V_{GS}=0, I_{DS}=1.0Ma$ | $V_{(BR)DSS}$ | | 135 | | V |
| Zero Gate Voltage Drain Leakage Current $(V_{DS} = 75V, V_{GS} = 0 V)$ | I_{loss} | — | — | 1 | μA |
| Zero Gate Voltage Drain Leakage Current $(V_{DS} = 50 V, V_{GS} = 0 V)$ | I_{loss} | — | — | 1 | μA |
| Gate--Source Leakage Current $(V_{GS} = 10 V, V_{DS} = 0 V)$ | I_{GSS} | — | — | 1 | μA |
| Gate Threshold Voltage $(V_{DS} = 50V, I_D = 600 \mu A)$ | $V_{GS(th)}$ | — | 2.65 | — | V |
| Gate Quiescent Voltage $(V_{DD} = 50 V, I_D = 200 mA, \text{Measured in Functional Test})$ | $V_{GS(Q)}$ | — | 3.35 | — | V |
| Drain source on state resistance $(V_{ds}=0.1V, V_{gs}=10V)$ | $R_{ds(on)}$ | | 352 | | $m\Omega$ |
| Common Source Input Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$ | C_{ISS} | | 141 | | pF |
| Common Source Output Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$ | C_{OSS} | | 42 | | pF |
| Common Source Feedback Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$ | C_{RSS} | | 0.7 | | pF |

Load Mismatch (In Innogration Test Fixture, 50 ohm system): $V_{DD} = 50 Vdc, I_{DQ} = 200 mA, f = 500MHz,$ pulse width:100us, duty cycle:10%

| | |
|--|-----------------------|
| Load 10:1 All phase angles, at 350W Pulsed CW Output Power | No Device Degradation |
|--|-----------------------|

325MHz Reference Circuit of Test Fixture Assembly Diagram




Figure 1. Test Circuit Component Layout (325M)

Table 1. Test Circuit Component Designations and Values (325M)

| Part | description | Model |
|----------|-------------|-----------|
| C1~C6 | 220PF | DLC70B |
| C13 | 3PF | DLC70B |
| C7, C8 | 100PF | ATC800B |
| C9 | 20PF | DLC70B |
| C10 | 1.5PF | DLC70B |
| C11 | 15PF | DLC70B |
| C12 | 12PF | DLC70B |
| C14 | 6.8PF | ATC800B |
| C15~c18 | 10UF | 100V/10UF |
| C21, c22 | 470UF | 63V/470UF |
| C23 | 18PF | DLC70B |
| R1 | 100Ω | |
| R2 | 16 Ω | 1206 |
| T1,T2 | 55mm | SF-86-25 |

TYPICAL CHARACTERISTICS





Figure 2: Power Gain and Drain Efficiency as Function of CW Power (325M)

MK0535VPX LDMOS TRANSISTOR

Document Number: MK0535VPX
Preliminary Datasheet V1.0

Package Outline

Eared Flanged Ceramic Package; 2 mounting holes; 4 leads



| UNIT | A | b | c | D | D ₁ | e | E | F | H | L | p | Q | q | U ₁ | U ₂ | W ₁ | W ₂ |
|--------|-------|-------|-------|-------|----------------|-------|-------|-------|-------|-------|-------|-------|-------|----------------|----------------|----------------|----------------|
| mm | 4.72 | 4.93 | 0.15 | 20.02 | 19.96 | 7.90 | 9.50 | 1.14 | 19.94 | 5.33 | 3.38 | 1.70 | 27.94 | 34.16 | 9.91 | 0.25 | 0.51 |
| | 3.43 | 4.67 | 0.08 | 19.61 | 19.66 | | 9.30 | 0.89 | 18.92 | 4.32 | 3.12 | 1.45 | | 33.91 | 9.65 | | |
| inches | 0.186 | 0.194 | 0.006 | 0.788 | 0.786 | 0.311 | 0.374 | 0.045 | 0.785 | 0.210 | 0.133 | 0.067 | 1.100 | 1.345 | 0.390 | 0.01 | 0.02 |
| | 0.135 | 0.184 | 0.003 | 0.772 | 0.774 | | 0.366 | 0.035 | 0.745 | 0.170 | 0.123 | 0.057 | | 1.335 | 0.380 | | |

| OUTLINE VERSION | REFERENCE | | | EUROPEAN PROJECTION | ISSUE DATE |
|--------------------|-----------|-------|-------|------------------------|------------|
| | IEC | JEDEC | JEITA | | |
| PKG-B4E | | | | | 03/12/2013 |

MK0535VPX LDMOS TRANSISTOR

Document Number: MK0535VPX
Preliminary Datasheet V1.0

Revision history

Table 6. Document revision history

| Date | Revision | Datasheet Status |
|----------|----------|---|
| 2026/3/1 | Rev 1.0 | Preliminary Datasheet Creation, Migrated from MX0535VPX |
| | | |
| | | |

Application data based on TC-25-12

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration. Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors

Copyright © by Innogration (Suzhou) Co.,Ltd.